Regviz

NXP Semiconductors /QN908XC /SYSCON /PIO_DRV_CFG2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PIO_DRV_CFG2

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/QN908XC/SYSCON/PIO_DRV_CFG2#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (PA06_DRV_EXTRA)PA06_DRV_EXTRA 0 (PA11_DRV_EXTRA)PA11_DRV_EXTRA 0 (PA19_DRV_EXTRA)PA19_DRV_EXTRA 0 (PA26_DRV_EXTRA)PA26_DRV_EXTRA 0 (PA27_DRV_EXTRA)PA27_DRV_EXTRA

Description

pad drive extra register

Fields

PA06_DRV_EXTRA

Write 1 to enable extra driven on PA06
PA11_DRV_EXTRA

Write 1 to enable extra driven on PA11
PA19_DRV_EXTRA

Write 1 to enable extra driven on PA19
PA26_DRV_EXTRA

Write 1 to enable extra driven on PA26
PA27_DRV_EXTRA

Write 1 to enable extra driven on PA27

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data